Abstract

Evaluation circuit and method for detecting and/or locating faulty data words in a data stream $T_{\rm n}$

evaluation circuit according to the invention comprises a first linear automaton circuit (L1) also a second linear automaton circuit (L2) connected in parallel, each having a set of states z(t), which have a common input line for receiving a data stream T_n . The first linear automaton circuit (L1) and the second linear automaton circuit (L2) are designed such that a (S1) and a second signature (S2), first signature respectively, can be calculated. Situated downstream of automaton circuits (L1, L2) two linear respectively a first logic combination gate (XORL1) and a second logic combination gate (XOR_{L2}), which compare the signature (S1, S2) respectively calculated by the L2) linear automaton circuit (L1. predeterminable good signature and output a comparison value.

[Figure 5]